SUCCESS CASES
HOME
Over 950 successful SOC/ASIC design projects (1991 - 2010)

Process: 65nm 1P8M LP

Chip size : 150 X 150 mil2

420K Gates, 595MHz

Low power solution, DFT, BIST

IP : N1233_30S3L, PLL

Application : 32bits CPU