|
Process
|
Application
|
Technology
|
IP
|
| 40nm | Wireless | 7M Gates, 440MHz
Hierarchical layout MV low power design |
Wireless Analog USB3.0 |
| 40nm | CPU | 600MHz Low Power Design |
PLL Memory |
