SUCCESS CASES
Over 1000 successful SOC/ASIC projects (1991 - 2017)

Process: tsmc 40nm 1P8M LP

Chip size : 6mm X 3mm

7M Gates, 440MHz

Hierarchical layout, MV low power design

IP : Wireless analog, USB3.0

Application : Wireless