SUCCESS CASES
Over 1000 successful SOC/ASIC projects (1991 - 2017)

Process: 130nm 1P7M

Chip size : 7.5mm X 7.5mm

2M Gates, 125MHz

DFT, Memory bist, jtag

IP : analog

Application : Power line communication