ASPEC
TECHNOLOGY

ASPEC Technology, Inc.

0.5 Micron

HDA/C 9000
(TSMC SPTM Polycide 5.0V Process)

5.0V
I/OCELL Databook

75 Micron Pitch (Type 1)

November 1996

Table of Contents

Chapter 1: Introduction to the 5.0V Process 5.0V 0.5μm Products

This databook provides basic technical information on the 5.0V HDA/C9000 product line, including input and output DC characteristics, cell name conventions and Application Notes on Power and Ground rules and Clock Skew Management.

1.1 Product Description

HDA/C9000, based on a patented architecture, supports a triple layer metal HCMOS process. The high gate-density of this architecture results in lower on-chip noise, higher chip level performance, and lower component cost. HDA/C9000 is well-suited for cost-sensitive applications that also demand high circuit performance.

HDA/C9000 libraries support over 300 different combinations of I/O buffers, including Input Buffers with CMOS, TTL and Schmitt Trigger threshold voltages, and Output Buffers with varied slew-rate control for VSS/VDD bus noise management. Buffers that provide an interface between a 5.0V environment in the chip core and a 3.3V environment external to the the chip are also available.

1.2 CAE Support

HDA/C9000 supports popular design platforms and environments such as Verilog, Viewlogic, Mentor, and Synopsys for front-end logic design capture and simulation, and Cadence Cell3, Avant! Arc-CellXO, and SVR Sonic for back-end place-and-route. For higher simulation accuracy, HDA/C9000 uses the ADVER™ delay calculator. Signal interconnect delay is based on RC Tree analysis.

1.3 I/O (Input/Output) Buffers

There are more than 300 I/O buffers. Each I/O cell is implemented solely on the basic I/O cell architecture which forms the periphery of the masterslice. Test logic is provided to enable efficient parametric (threshold voltage) testing on input buffers, including CMOS and TTL level converters, Schmitt Trigger Input buffers, Clock drivers and Oscillator buffers. Pull-up and pull-down resistors are optional features. The I/O structure has been fully characterized for ESD protection and latch-up resistance.

Three basic types of single voltage output buffers, non-inverting, 3-state and open drain, are available in a range of driving capabilities from 1 mA to 24 mA. Slew-rate control buffers are provided for each output buffer type (except 1mA and 2mA buffers) to reduce power/ground bus noise and signal ringing, especially for simultaneous switching outputs.

Also available are two basic types of 5.0V Tolerant output buffers, 3-state and open-drain, in a range of driving capabilities from 1mA to 6mA.

Bidirectional buffers are combinations of input buffers and output 3-state buffers (or open drain buffers) in a single unit.

1.4 VDD and VSS Rules and Guidelines

There are three types of VDD and VSS in this product family, each with its related bus and pad cells.

1. Core Logic

   IVSS, IVDD

2. Input Buffers

   RVSS, RVDD

3. Output Buffers

   OVSS, OVDD

The number of VSS and VDD pads required for a specific design depends on the following factors:

Number of input and output buffers

Number of simultaneous switching inputs

Number of simultaneous switching outputs

Number of used gates and number of simultaneous switching gates

Operating frequency of the design

1.4.1 Core Logic VSS Bus and IVSS Pad Allocation Guidelines

The purpose of these guidelines is to ensure that VDD/VSS bounce due to simultaneous gate switching is kept to a minimum. Voltage bounce on the power bus could have a negative impact on gate switching speed, and in an extreme case could even affect the functionality of the macrocells, e.g., flip-flops and latches. Because of variations in package inductance, the number of VDD/VSS pads required for a specific design is a function of the operating frequency of the chip, i.e., designs operating at high frequency should use more VDD/VSS pads.

- VDD Bus width and pad requirement is half that of VSS.
- VDD/VSS Bus and Pads should be distributed evenly in the core and on all sides of the chip.
- At least one (1) IVSS pad should be used on each side of the chip.
- The total number of IVDD pads required is half that of IVSS.

The number of IVSS pads required for a design can be calculated from the following expression:

Number of IVSS pads = G x S x F x 2.72 x (10^ - 5)

where G = Total number of used gates (k)
S = % of simultaneous switching gates
F = Switching frequency in Mhz

1.4.2 Input Buffer RVDD Bus and RVSS Pad Allocation Guidelines

These guidelines ensure that adequate Input Threshold voltage margin is maintained during switching.

- One RVSS is required to support 32 input buffers, and one RVDD can support up to 64 inputs.
- For simultaneous switching inputs, one RVSS pad is required for every 20 inputs and one RVDD pad for every 40 inputs.
- RVSS/RVDD pads should be placed in such a way that they equally divide the input buffers on either side.

1.4.3 Output Buffer OVDD Bus and OVSS Pad Allocation Guidelines

The number of OVSS pads required for a device can be calculated from the following expression:

Σ (IOL $_{\text{Simultaneous Switching Outputs}}$)/40 + Σ (IOL $_{\text{Normal Outputs}}$)/64

- The total number of OVDD pads required is half that of OVSS.
- OVSS/OVDD pads should be placed in such a way that the output buffers are equally divided on either side.

1.5 Propagation Delays

Interconnect wire-length, temperature and supply voltage are the chief factors affecting propagation delay.

1.5.1 Wire Length Loading Estimation

Loading due to interconnect wire-length can be estimated with the following expression. The result is given in terms of number of equivalent standard loads.

$$C_{WL} = C_{fo} \times (0.049 \times \sqrt{A} + 0.48) + 0.079 \times \sqrt{A} + 0.33$$

where C_{fo} = number of fan-outs in standard load
A = area of block size in mm^2
C_{WL} = number of equivalent standard loads due to interconnect

e.g., C_{fo} = 7 (standard loads)
A = 25 mm^2
C_{WL} = 5.8 (standard load)

1.5.2 Temperature and Supply Voltage

Fig. 1.1 describes propagation delay correction factor (K_T) as a function of on-chip junction temperature (T_j), and voltage delay correction factor (K_V) as a function of supply voltage (V_{DD}). As a result of increasing CMOS power dissipation, ambient and junction temperature are generally not the same. The temperature of the die inside the package (junction temperature, T_j), is calculated using chip power dissipation and the Thermal Resistance to Ambient (θ_{ja}) temperature of the package. Information on package thermal performance can be obtained from ASPEC Application Engineers.



Figure 1.1: Effect of Temperature and Supply Voltage on Propagation Delay

1.5.3 Propagation Delay

A circuit should be designed to operate properly within a given specification level, either commercial, industrial or military. It is recommended that circuits be simulated for Best Case, Nominal Case and Worst Case conditions at each specification level. The following expressions also allow for the effect of process variation on circuit performance.

Worst Case:

$$T_{WC} = K_{PWC} \times K_T \times K_V \times t_{nom} = K_{WC} \times t_{nom}$$

Best Case:

$$T_{BC} = K_{PBC} \times K_T \times K_V \times t_{nom} = K_{BC} \times t_{nom}$$

T_{WC} = Worst case propagation delay
T_{BC} = Best case propagation delay
t_{nom} = nominal propagation delay (T_j = 25°C, V_{DD} = 5V and typical process parameters)
K_{PWC} = Worst case process correction factor
K_{PBC} = Best case process correction factor

Chapter 2.0 DC Characteristics

2.1 VDD = 5V ± 10%, junction temperature range -55 to +125°C.

Table 2.1: DC CHARACTERISTICS AT VDD = 5v

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
V_{IL}	Input Low Voltage					
	CMOS				$0.3V_{DD}$	V
	CMOS Schmitt Trigger				1.0	V
	TTL				0.8	V
	TTL Schmitt Trigger				0.8	V
V_{IH}	Input High Voltage					
	CMOS		$0.7V_{DD}$			V
	CMOS Schmitt Trigger		4.0			V
	TTL		2.0			V
	TTL Schmitt Trigger		2.0			V
I_{IH}	Input High Current	$V_{IN}=V_{DD}$	-10		10	µA
	Input with pull-down	$V_{IN}=V_{DD}$	10		180	µA
I_{IL}	Input Low Current	$V_{IN}=V_{SS}$	-10		10	µA
	Input with pull-up	$V_{IN}=V_{SS}$	-180		-10	µA
V_{OH}	Output High Voltage					
	Type B1	I_{OH}= -1mA	2.4			V
	Type B2	I_{OH}= -2mA	2.4			V
	Type B4	I_{OH}= -4mA	2.4			V
	Type B8	I_{OH}= -8mA	2.4			V
	Type B12	I_{OH}= -12mA	2.4			V
	Type B16	I_{OH}= -16mA	2.4			V
	Type B20	I_{OH}= -20mA	2.4			V
	Type B24	I_{OH}= -24mA	2.4			V
V_{OL}	Output Low Voltage					
	Type B1	I_{OL}= 1mA			0.4	V
	Type B2	I_{OL}= 2mA			0.4	V
	Type B4	I_{OL}= 4mA			0.4	V
	Type B8	I_{OL}= 8mA			0.4	V
	Type B12	I_{OL}= 12mA			0.4	V
	Type B16	I_{OL}= 16mA			0.4	V
	Type B20	I_{OL}= 20mA			0.4	V
	Type B24	I_{OL}= 24mA			0.4	V
I_{OZ}	3-State Output Leakage Current	$V_{OH}=V_{SS}$ or V_{DD}	-10		10	µA
I_{DD}	Quiescent Supply Current	$V_{IN}=V_{SS}$ or V_{DD}			100[1]	µA

1. Depends on customer design

2.2 Absolute Maximum Ratings

Table 2.2: Maximum Ratings

	Symbol	Parameter	Rating	Unit
Absolute Maximum Ratings	V_{DD}	DC Supply Voltage	-0.3 to 7.0	V
	V_{IN}	DC Input Voltage	-0.3 to VDD +0.3	V
	I_{IN}	DC Input Current	± 10	mA
	T_{STG}	Storage Temperature	-40 to +125	°C
Recommended Operating Conditions	V_{DD}	DC Supply Voltage	4.5 to 5.5	V
	T_A	Commercial Temperature	0 to 70	°C
	T_A	Industrial Temperature	-40 to 85	°C
	T_A	Military Temperature	-55 to 125	°C

Chapter 3.0 5.0V I/O Buffers, Clock Drivers and Special Buffers

3.1 Overview

This chapter describes the AC characteristics of Input Buffers, Output Buffers and Clock Drivers. The AC characteristics of Bidirectional Buffers can be derived from different combinations of Input and Output Buffers.

As there are over 300 possible combinations of I/O Buffers in the library, naming conventions have been adopted to help designers in memorizing and using the cell library more efficiently. Naming conventions are described at the beginning of each sub-section.

3.2 Summary Tables

Table 3.1 5.0V Input Buffers

Cell Name	Description	Page
PIC/PICU/PICD	CMOS Level Non-Inverting Input Buffers	3-8
PIT/PITU/PITD	TTL Level Non-Inverting Input Buffers	3-10
PIS/PISU/PISD	CMOS Schmitt Trigger Level Non-Inverting Input Buffers	3-12
PIL/PILU/PILD	TTL Schmitt Trigger Level Non-Inverting Input Buffers	3-14

Table 3.2 5.0V Output Buffers

Cell Name	Description	Page
POB(4/8/12/16/20/24)SM and POB(12/16/20/24)SH	Non-Inverting Output Buffers with medium slew-rate control and high slew-rate control.	3-17
POT(4/8/12/16/20/24)SM and POT(12/16/20/24)SH	Tristate Non-Inverting Output Buffers with medium slew-rate control and high slew-rate control.	3-20
POD(4/8/12/16/20/24)SM and POD(12/16/20/24)SH	Open Drain Output Buffers with medium slew-rate control and high slew-rate control.	3-26

Table 3.3 5.0V Bidiirectional Buffers

Cell Name	Description	Page
PBxUTvw	Bidiirectional Buffer with Pull-Up, Non-Inverting Input	3-31
PBxDTvw	Bidiirectional Buffer with Pull-Down, Non-Inverting Input	3-31
PBxTvw	Bidiirectional Buffer with Non-Inverting Input	3-31
PBxUDvw	Bidirectional Open Drain Buffer with Pull-Up, Non-Inverting Input	3-32
PBxDDvw	Bidirectional Open Drain Buffer with Pull-Down, Non-Inverting Input	3-32
PBxDvw	Bidirectional Open Drain Buffer with Non-Inverting Input	3-32

Table 3.4 5.0V Input Clock Drivers

Cell Name	Description	Page
CK2/4/8/12	Internal Clock Driver CMOS Level	3-33
PSCKDC2/4/8/12	CMOS Clock Drivers	3-37
PSCKDCD2/4/8/12	CMOS Clock Drivers with pull-down	3-39
PSCKDCU2/4/8/12	CMOS Clock Drivers with pull-up	3-41
PSCKDS2/4/8/12	CMOS Schmitt Trigger Clock Drivers	3-43
PSCKDSD2/4/8/12	Schmitt Trigger Level Clock Driver with Pull-Down Input	3-45
PSCKDSU2/4/8/12	Schmitt Trigger Level Clock Driver with Pull-Up Input	3-47
PSCKDT2/4/812	TTL Level Clock Driver	3-49
PSCKDTD2/4/812	TTL Level Clock Driver with Pull-Down Input	3-51
PSCKDTU2/4/8/12	TTL Level Clock Driver with Pull-Up Input	3-53
PSCKDL2/4/8/12	TTL Level Schmitt Trigger Clock Drivers	3-55
PSCKDLD2/4/8/12	TTL Level Schmitt Trigger Clock Drivers w/ pull-down	3-57
PSCKDLU2/4/8/12	TTL Level Schmitt Trigger Clock Drivers w/ pull-up	3-59

Table 3.5 3.3V Oscillators

Cell Name	Description	Page
PSOSCA	Oscillator Buffer	3-62
PSOSCB	Oscillator Buffer	3-64

3.3 Input Buffers

5.0V Input Buffer Naming Conventions

PI x z

where x = C -- CMOS levels
T -- TTL levels
S -- CMOS Schmitt Trigger levels
L -- TTL Schmitt Trigger levels

z = (optional)
U -- pull-up resistor
D -- pull-down resistor

e.g. PISD - CMOS Schmitt Trigger input buffer with pull-down

Input: PAD, PI
Output Y, PO

Input Loading (SL): All
- PI: : 2.7556

I/O Slots: 1



PIC Symbol

PAD	PI	Y	PO
1	1	1	0
0	x	0	1
1	0	1	1

Truth Table



PICU Symbol



PICD Symbol

PIC Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.22	0.21 + 0.006*SL	0.21 + 0.006*SL	0.22 + 0.005*SL
	tPHL	0.24	0.23 + 0.007*SL	0.23 + 0.007*SL	0.24 + 0.006*SL
	tR	0.15	0.13 + 0.009*SL	0.13 + 0.011*SL	0.12 + 0.011*SL
	tF	0.15	0.12 + 0.013*SL	0.13 + 0.011*SL	0.11 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PICU Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.22	0.21 + 0.006*SL	0.21 + 0.006*SL	0.22 + 0.005*SL
	tPHL	0.25	0.24 + 0.008*SL	0.24 + 0.007*SL	0.25 + 0.006*SL
	tR	0.15	0.13 + 0.009*SL	0.13 + 0.011*SL	0.12 + 0.011*SL
	tF	0.14	0.12 + 0.013*SL	0.12 + 0.011*SL	0.11 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PICD Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.24	0.23 + 0.006*SL	0.23 + 0.006*SL	0.24 + 0.005*SL
	tPHL	0.25	0.23 + 0.008*SL	0.24 + 0.007*SL	0.24 + 0.006*SL
	tR	0.15	0.13 + 0.008*SL	0.12 + 0.011*SL	0.12 + 0.011*SL
	tF	0.15	0.12 + 0.012*SL	0.13 + 0.011*SL	0.11 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

Input: PAD, PI
Output Y, PO

Input Loading (SL): All :
- PI: 2.7556

I/O Slots: 1



PIT Symbol

PAD	PI	Y	PO
1	1	1	0
0	x	0	1
1	0	1	1

Truth Table



PITU Symbol



PITD Symbol

PIT Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] **(SL: Standard Load)**

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.26	0.24 + 0.008*SL	0.25 + 0.008*SL	0.25 + 0.008*SL
	tPHL	0.34	0.32 + 0.006*SL	0.33 + 0.005*SL	0.35 + 0.004*SL
	tR	0.16	0.13 + 0.015*SL	0.13 + 0.017*SL	0.13 + 0.017*SL
	tF	0.17	0.16 + 0.006*SL	0.16 + 0.006*SL	0.17 + 0.006*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PITU Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] **(SL: Standard Load)**

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.26	0.24 + 0.008*SL	0.24 + 0.008*SL	0.24 + 0.008*SL
	tPHL	0.34	0.33 + 0.006*SL	0.33 + 0.005*SL	0.36 + 0.004*SL
	tR	0.16	0.14 + 0.014*SL	0.12 + 0.018*SL	0.14 + 0.017*SL
	tF	0.17	0.16 + 0.008*SL	0.16 + 0.006*SL	0.16 + 0.006*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PITD Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] **(SL: Standard Load)**

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.28	0.27 + 0.008*SL	0.27 + 0.008*SL	0.27 + 0.008*SL
	tPHL	0.35	0.34 + 0.007*SL	0.35 + 0.005*SL	0.37 + 0.004*SL
	tR	0.17	0.14 + 0.016*SL	0.13 + 0.017*SL	0.13 + 0.017*SL
	tF	0.17	0.16 + 0.007*SL	0.16 + 0.006*SL	0.17 + 0.005*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

Input: PAD, PI
Output Y, PO

Input Loading (SL): All
- PI: 2.7556

I/O Slots: 1



PIS Symbol

PAD	PI	Y	PO
1	1	1	0
0	x	0	1
1	0	1	1

Truth Table



PISU Symbol



PISD Symbol

PIS Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.53	0.51 + 0.009*SL	0.51 + 0.008*SL	0.52 + 0.008*SL
	tPHL	0.69	0.67 + 0.010*SL	0.68 + 0.008*SL	0.70 + 0.007*SL
	tR	0.17	0.14 + 0.015*SL	0.13 + 0.016*SL	0.11 + 0.017*SL
	tF	0.19	0.17 + 0.010*SL	0.17 + 0.011*SL	0.16 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PISU Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.54	0.52 + 0.009*SL	0.52 + 0.008*SL	0.53 + 0.008*SL
	tPHL	0.70	0.68 + 0.010*SL	0.69 + 0.008*SL	0.71 + 0.007*SL
	tR	0.17	0.14 + 0.016*SL	0.14 + 0.016*SL	0.11 + 0.017*SL
	tF	0.19	0.17 + 0.010*SL	0.17 + 0.011*SL	0.16 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PISD Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.23	0.19 + 0.023*SL	0.21 + 0.016*SL	0.23 + 0.015*SL
	tPHL	0.03	-0.02 + 0.021*SL	0.01 + 0.014*SL	0.08 + 0.010*SL
	tR	0.33	0.26 + 0.032*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.30	0.27 + 0.018*SL	0.27 + 0.015*SL	0.28 + 0.015*SL
	tPHL	0.00	-0.03 + 0.017*SL	-0.02 + 0.012*SL	0.03 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.54	0.52 + 0.009*SL	0.52 + 0.008*SL	0.53 + 0.008*SL
	tPHL	0.71	0.69 + 0.010*SL	0.70 + 0.008*SL	0.72 + 0.007*SL
	tR	0.17	0.14 + 0.016*SL	0.14 + 0.016*SL	0.11 + 0.017*SL
	tF	0.19	0.17 + 0.010*SL	0.17 + 0.011*SL	0.16 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

Input: PAD, PI
Output Y, PO

Input Loading (SL): All :
- PI: 2.7556

I/O Slots: 1



PIL Symbol

PAD	PI	Y	PO
1	1	1	0
0	x	0	1
1	0	1	1

Truth Table



PILU Symbol



PILD Symbol

PIL Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.63	0.62 + 0.007*SL	0.62 + 0.006*SL	0.63 + 0.005*SL
	tPHL	1.64	1.63 + 0.010*SL	1.63 + 0.007*SL	1.67 + 0.006*SL
	tR	0.18	0.16 + 0.008*SL	0.16 + 0.011*SL	0.15 + 0.011*SL
	tF	0.52	0.51 + 0.005*SL	0.51 + 0.007*SL	0.53 + 0.005*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PILU Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.63	0.62 + 0.007*SL	0.62 + 0.006*SL	0.63 + 0.005*SL
	tPHL	1.68	1.66 + 0.009*SL	1.66 + 0.007*SL	1.70 + 0.006*SL
	tR	0.18	0.16 + 0.008*SL	0.16 + 0.011*SL	0.15 + 0.011*SL
	tF	0.53	0.52 + 0.005*SL	0.51 + 0.007*SL	0.53 + 0.005*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

PILD Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	0.01	-0.03 + 0.023*SL	-0.01 + 0.016*SL	0.01 + 0.015*SL
	tPHL	0.25	0.20 + 0.021*SL	0.23 + 0.014*SL	0.30 + 0.010*SL
	tR	0.33	0.26 + 0.031*SL	0.27 + 0.030*SL	0.20 + 0.033*SL
	tF	0.31	0.27 + 0.021*SL	0.28 + 0.017*SL	0.29 + 0.017*SL
PI to PO	tPLH	0.08	0.05 + 0.018*SL	0.05 + 0.015*SL	0.06 + 0.015*SL
	tPHL	0.22	0.19 + 0.017*SL	0.20 + 0.012*SL	0.25 + 0.010*SL
	tR	0.40	0.35 + 0.027*SL	0.34 + 0.030*SL	0.27 + 0.033*SL
	tF	0.31	0.28 + 0.016*SL	0.28 + 0.016*SL	0.25 + 0.017*SL
PAD to Y	tPLH	0.65	0.64 + 0.007*SL	0.64 + 0.006*SL	0.65 + 0.005*SL
	tPHL	1.68	1.66 + 0.010*SL	1.67 + 0.007*SL	1.71 + 0.006*SL
	tR	0.18	0.16 + 0.009*SL	0.15 + 0.011*SL	0.15 + 0.011*SL
	tF	0.52	0.51 + 0.005*SL	0.51 + 0.007*SL	0.53 + 0.005*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL



3.4 Output Buffers

5.0V Output Buffer Naming Conventions

PO u v w

where u = B -- Normal non-inverting buffer
T -- Tristate non-inverting buffer
D -- Open-drain output

v = 4 -- 4mA drive
8 -- 8mA drive
12 -- 12mA drive
16 -- 16mA drive
20 -- 20mA drive
24 -- 24mA drive

w = (optional)
none -- no slew-rate control
SM -- medium slew-rate control
SH -- high slew-rate control

e.g., POT16SM - 3-state output buffer with 16mA drive and medium slew-rate control

Input: A
Output: PAD

Input Loading (SL): A:
- POB4/8/12/16 : 9.1853
- POB20: 15.9176
- POB24: 17.1349
- POB4SM: 39.5080
- POB(8/12)SM: 38.2907
- POB16SH/SM: 37.0733
- POB(20/24)SM: 20.1967
- POB(20/24)SH: 18.3707

I/O Slots: 1



Symbol

A	PAD
0	0
1	1

Truth Table

POB4SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	5.13	0.81 + 0.086*CL	0.81 + 0.086*CL	0.81 + 0.086*CL
	tPHL	4.58	1.31 + 0.065*CL	1.36 + 0.064*CL	1.37 + 0.064*CL
	tR	10.89	0.74 + 0.203*CL	0.72 + 0.203*CL	0.71 + 0.204*CL
	tF	7.02	0.79 + 0.125*CL	0.73 + 0.126*CL	0.67 + 0.127*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB8SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	3.26	1.04 + 0.044*CL	1.08 + 0.044*CL	1.10 + 0.043*CL
	tPHL	3.43	1.55 + 0.037*CL	1.70 + 0.035*CL	1.80 + 0.033*CL
	tR	5.65	0.69 + 0.099*CL	0.64 + 0.100*CL	0.59 + 0.101*CL
	tF	4.02	0.93 + 0.062*CL	0.95 + 0.061*CL	0.93 + 0.062*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB12SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.74	1.02 + 0.034*CL	1.08 + 0.033*CL	1.12 + 0.033*CL
	tPHL	2.99	1.44 + 0.031*CL	1.60 + 0.028*CL	1.72 + 0.026*CL
	tR	4.37	0.67 + 0.074*CL	0.64 + 0.075*CL	0.60 + 0.075*CL
	tF	3.30	0.89 + 0.048*CL	0.97 + 0.047*CL	1.01 + 0.046*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB12SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.94	1.18 + 0.035*CL	1.26 + 0.034*CL	1.31 + 0.033*CL
	tPHL	3.37	1.75 + 0.032*CL	1.93 + 0.029*CL	2.07 + 0.027*CL
	tR	4.45	0.77 + 0.074*CL	0.74 + 0.074*CL	0.70 + 0.075*CL
	tF	3.46	1.03 + 0.048*CL	1.12 + 0.047*CL	1.16 + 0.046*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB16SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.43	1.07 + 0.027*CL	1.17 + 0.025*CL	1.24 + 0.024*CL
	tPHL	2.58	1.39 + 0.024*CL	1.51 + 0.021*CL	1.62 + 0.020*CL
	tR	3.41	0.70 + 0.054*CL	0.71 + 0.054*CL	0.70 + 0.054*CL
	tF	2.58	0.78 + 0.036*CL	0.85 + 0.035*CL	0.90 + 0.034*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB16SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.79	1.34 + 0.029*CL	1.47 + 0.026*CL	1.57 + 0.025*CL
	tPHL	3.12	1.83 + 0.026*CL	1.98 + 0.023*CL	2.12 + 0.021*CL
	tR	3.58	0.88 + 0.054*CL	0.90 + 0.054*CL	0.89 + 0.054*CL
	tF	2.82	0.98 + 0.037*CL	1.06 + 0.035*CL	1.13 + 0.034*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB20SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	1.78	0.76 + 0.020*CL	0.82 + 0.019*CL	0.85 + 0.019*CL
	tPHL	1.79	0.90 + 0.018*CL	0.99 + 0.016*CL	1.07 + 0.015*CL
	tR	2.61	0.51 + 0.042*CL	0.50 + 0.042*CL	0.47 + 0.042*CL
	tF	1.96	0.63 + 0.027*CL	0.65 + 0.026*CL	0.65 + 0.026*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB20SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.18	1.05 + 0.022*CL	1.15 + 0.020*CL	1.22 + 0.020*CL
	tPHL	2.24	1.43 + 0.016*CL	1.48 + 0.015*CL	1.52 + 0.015*CL
	tR	2.82	0.71 + 0.042*CL	0.73 + 0.042*CL	0.71 + 0.042*CL
	tF	2.12	0.89 + 0.025*CL	0.86 + 0.025*CL	0.83 + 0.026*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB24SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	1.77	0.83 + 0.019*CL	0.90 + 0.017*CL	0.95 + 0.017*CL
	tPHL	1.83	0.99 + 0.017*CL	1.09 + 0.015*CL	1.17 + 0.014*CL
	tR	2.40	0.55 + 0.037*CL	0.57 + 0.037*CL	0.55 + 0.037*CL
	tF	1.89	0.71 + 0.024*CL	0.74 + 0.023*CL	0.75 + 0.023*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POB24SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.18	1.13 + 0.021*CL	1.24 + 0.019*CL	1.33 + 0.018*CL
	tPHL	2.34	1.58 + 0.015*CL	1.65 + 0.014*CL	1.69 + 0.013*CL
	tR	2.63	0.75 + 0.038*CL	0.79 + 0.037*CL	0.80 + 0.037*CL
	tF	2.08	1.05 + 0.021*CL	0.99 + 0.022*CL	0.96 + 0.022*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

Input: TN, EN, A
Output: PAD

Input Loading (SL): All:
- TN: 2.7482
- EN: 2.7482
- A: 3.9840

I/O Slots: 1



Symbol

A	EN	TN	PAD
0	0	1	0
1	0	1	1
x	1	x	Hi-Z
x	x	0	Hi-Z

Truth Table

POT4SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	5.41	1.09 + 0.086*CL	1.09 + 0.086*CL	1.09 + 0.086*CL
	tPHL	4.93	1.66 + 0.065*CL	1.71 + 0.064*CL	1.72 + 0.064*CL
	tR	10.89	0.75 + 0.203*CL	0.72 + 0.203*CL	0.70 + 0.204*CL
	tF	7.02	0.78 + 0.125*CL	0.73 + 0.126*CL	0.67 + 0.127*CL
EN to PAD	tPLH	5.65	1.32 + 0.087*CL	1.33 + 0.086*CL	1.33 + 0.086*CL
	tPHL	5.15	1.84 + 0.066*CL	1.92 + 0.064*CL	2.04 + 0.063*CL
	tR	10.89	0.75 + 0.203*CL	0.72 + 0.203*CL	0.70 + 0.204*CL
	tF	7.21	1.33 + 0.118*CL	0.69 + 0.130*CL	1.37 + 0.122*CL
	tPLZ	1.17	1.17 + -0.000*CL	1.17 + -0.000*CL	1.17 + -0.000*CL
	tPHZ	1.04	1.04 + -0.000*CL	1.04 + -0.000*CL	1.04 + -0.000*CL
TN to PAD	tPLH	5.37	1.04 + 0.087*CL	1.05 + 0.086*CL	1.05 + 0.086*CL
	tPHL	4.88	1.51 + 0.067*CL	1.66 + 0.064*CL	1.65 + 0.064*CL
	tR	10.89	0.75 + 0.203*CL	0.72 + 0.203*CL	0.70 + 0.204*CL
	tF	7.21	0.93 + 0.126*CL	0.77 + 0.129*CL	1.72 + 0.117*CL
	tPLZ	1.43	1.43 + -0.000*CL	1.43 + -0.000*CL	1.43 + -0.000*CL
	tPHZ	1.29	1.29 + -0.000*CL	1.29 + -0.000*CL	1.29 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT8SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	3.55	1.33 + 0.044*CL	1.37 + 0.044*CL	1.39 + 0.043*CL
	tPHL	3.76	1.89 + 0.037*CL	2.03 + 0.035*CL	2.13 + 0.033*CL
	tR	5.65	0.69 + 0.099*CL	0.64 + 0.100*CL	0.59 + 0.101*CL
	tF	4.02	0.92 + 0.062*CL	0.95 + 0.062*CL	0.93 + 0.062*CL
EN to PAD	tPLH	3.78	1.56 + 0.044*CL	1.60 + 0.044*CL	1.62 + 0.043*CL
	tPHL	4.01	2.05 + 0.039*CL	2.33 + 0.034*CL	2.38 + 0.033*CL
	tR	5.65	0.69 + 0.099*CL	0.64 + 0.100*CL	0.59 + 0.101*CL
	tF	4.35	1.53 + 0.056*CL	1.42 + 0.059*CL	0.71 + 0.067*CL
	tPLZ	1.14	1.14 + -0.000*CL	1.14 + -0.000*CL	1.14 + -0.000*CL
	tPHZ	1.06	1.06 + -0.000*CL	1.06 + -0.000*CL	1.06 + -0.000*CL
TN to PAD	tPLH	3.50	1.28 + 0.044*CL	1.32 + 0.044*CL	1.34 + 0.043*CL
	tPHL	3.75	1.68 + 0.041*CL	2.04 + 0.034*CL	2.18 + 0.032*CL
	tR	5.65	0.69 + 0.099*CL	0.64 + 0.100*CL	0.59 + 0.101*CL
	tF	4.50	1.64 + 0.057*CL	1.61 + 0.058*CL	1.77 + 0.056*CL
	tPLZ	1.39	1.39 + -0.000*CL	1.39 + -0.000*CL	1.39 + -0.000*CL
	tPHZ	1.32	1.26 + 0.001*CL	1.32 + -0.000*CL	1.32 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT12SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	3.03	1.31 + 0.035*CL	1.37 + 0.033*CL	1.41 + 0.033*CL
	tPHL	3.33	1.79 + 0.031*CL	1.94 + 0.028*CL	2.06 + 0.026*CL
	tR	4.38	0.68 + 0.074*CL	0.65 + 0.075*CL	0.61 + 0.075*CL
	tF	3.30	0.88 + 0.048*CL	0.96 + 0.047*CL	1.00 + 0.046*CL
EN to PAD	tPLH	3.26	1.53 + 0.035*CL	1.60 + 0.033*CL	1.64 + 0.033*CL
	tPHL	3.51	1.96 + 0.031*CL	1.99 + 0.030*CL	2.20 + 0.028*CL
	tR	4.38	0.68 + 0.074*CL	0.65 + 0.075*CL	0.61 + 0.075*CL
	tF	3.95	0.79 + 0.063*CL	1.96 + 0.040*CL	1.22 + 0.049*CL
	tPLZ	1.37	1.38 + -0.000*CL	1.37 + -0.000*CL	1.37 + -0.000*CL
	tPHZ	1.43	1.43 + -0.000*CL	1.43 + -0.000*CL	1.43 + -0.000*CL
TN to PAD	tPLH	2.98	1.25 + 0.035*CL	1.32 + 0.033*CL	1.36 + 0.033*CL
	tPHL	3.23	1.72 + 0.030*CL	1.64 + 0.032*CL	2.14 + 0.026*CL
	tR	4.38	0.68 + 0.074*CL	0.65 + 0.075*CL	0.61 + 0.075*CL
	tF	3.84	1.56 + 0.046*CL	1.45 + 0.048*CL	2.56 + 0.034*CL
	tPLZ	1.61	1.61 + -0.000*CL	1.61 + -0.000*CL	1.61 + -0.000*CL
	tPHZ	1.69	1.69 + -0.000*CL	1.69 + -0.000*CL	1.69 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT12SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	3.24	1.47 + 0.035*CL	1.56 + 0.034*CL	1.61 + 0.033*CL
	tPHL	3.71	2.09 + 0.032*CL	2.27 + 0.029*CL	2.42 + 0.027*CL
	tR	4.46	0.77 + 0.074*CL	0.74 + 0.074*CL	0.70 + 0.075*CL
	tF	3.45	1.03 + 0.049*CL	1.12 + 0.047*CL	1.16 + 0.046*CL
EN to PAD	tPLH	3.46	1.70 + 0.035*CL	1.78 + 0.034*CL	1.83 + 0.033*CL
	tPHL	3.93	2.25 + 0.034*CL	2.45 + 0.029*CL	2.42 + 0.030*CL
	tR	4.46	0.77 + 0.074*CL	0.74 + 0.074*CL	0.70 + 0.075*CL
	tF	4.21	1.20 + 0.060*CL	2.43 + 0.036*CL	0.55 + 0.059*CL
	tPLZ	1.14	1.14 + -0.000*CL	1.14 + -0.000*CL	1.14 + -0.000*CL
	tPHZ	1.06	1.06 + -0.000*CL	1.06 + -0.000*CL	1.06 + -0.000*CL
TN to PAD	tPLH	3.18	1.42 + 0.035*CL	1.51 + 0.034*CL	1.56 + 0.033*CL
	tPHL	3.68	1.80 + 0.038*CL	2.27 + 0.028*CL	2.31 + 0.028*CL
	tR	4.46	0.78 + 0.074*CL	0.74 + 0.074*CL	0.70 + 0.075*CL
	tF	4.15	1.30 + 0.057*CL	2.46 + 0.034*CL	0.18 + 0.062*CL
	tPLZ	1.39	1.39 + -0.000*CL	1.39 + -0.000*CL	1.39 + -0.000*CL
	tPHZ	1.29	1.29 + -0.000*CL	1.29 + -0.000*CL	1.29 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT16SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.72	1.36 + 0.027*CL	1.46 + 0.025*CL	1.52 + 0.025*CL
	tPHL	2.91	1.72 + 0.024*CL	1.85 + 0.021*CL	1.95 + 0.020*CL
	tR	3.41	0.71 + 0.054*CL	0.72 + 0.054*CL	0.71 + 0.054*CL
	tF	2.58	0.77 + 0.036*CL	0.84 + 0.035*CL	0.89 + 0.034*CL
EN to PAD	tPLH	2.95	1.57 + 0.027*CL	1.68 + 0.025*CL	1.75 + 0.025*CL
	tPHL	3.07	1.73 + 0.027*CL	1.99 + 0.022*CL	2.10 + 0.020*CL
	tR	3.41	0.71 + 0.054*CL	0.72 + 0.054*CL	0.71 + 0.054*CL
	tF	2.94	1.08 + 0.037*CL	0.89 + 0.041*CL	2.57 + 0.020*CL
	tPLZ	1.55	1.53 + 0.000*CL	1.55 + -0.000*CL	1.55 + -0.000*CL
	tPHZ	1.85	1.85 + -0.000*CL	1.85 + -0.000*CL	1.85 + -0.000*CL
TN to PAD	tPLH	2.67	1.29 + 0.027*CL	1.40 + 0.025*CL	1.47 + 0.025*CL
	tPHL	2.80	1.46 + 0.027*CL	1.73 + 0.021*CL	1.83 + 0.020*CL
	tR	3.42	0.71 + 0.054*CL	0.72 + 0.054*CL	0.71 + 0.054*CL
	tF	3.07	0.90 + 0.044*CL	1.24 + 0.037*CL	2.57 + 0.020*CL
	tPLZ	1.81	1.81 + -0.000*CL	1.81 + -0.000*CL	1.81 + -0.000*CL
	tPHZ	2.09	2.09 + -0.000*CL	2.09 + -0.000*CL	2.09 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT16SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	3.09	1.64 + 0.029*CL	1.77 + 0.026*CL	1.87 + 0.025*CL
	tPHL	3.45	2.16 + 0.026*CL	2.32 + 0.023*CL	2.45 + 0.021*CL
	tR	3.58	0.89 + 0.054*CL	0.91 + 0.054*CL	0.89 + 0.054*CL
	tF	2.81	0.98 + 0.037*CL	1.06 + 0.035*CL	1.12 + 0.034*CL
EN to PAD	tPLH	3.31	1.86 + 0.029*CL	1.99 + 0.026*CL	2.09 + 0.025*CL
	tPHL	3.65	2.11 + 0.031*CL	2.56 + 0.022*CL	2.47 + 0.023*CL
	tR	3.59	0.90 + 0.054*CL	0.91 + 0.054*CL	0.90 + 0.054*CL
	tF	3.68	1.24 + 0.049*CL	1.95 + 0.035*CL	3.14 + 0.020*CL
	tPLZ	1.12	1.12 + -0.000*CL	1.12 + -0.000*CL	1.12 + -0.000*CL
	tPHZ	1.06	1.06 + -0.000*CL	1.06 + -0.000*CL	1.06 + -0.000*CL
TN to PAD	tPLH	3.03	1.58 + 0.029*CL	1.72 + 0.026*CL	1.81 + 0.025*CL
	tPHL	3.38	1.73 + 0.033*CL	2.24 + 0.023*CL	2.35 + 0.021*CL
	tR	3.59	0.90 + 0.054*CL	0.91 + 0.054*CL	0.90 + 0.054*CL
	tF	3.44	1.53 + 0.038*CL	1.76 + 0.034*CL	2.52 + 0.024*CL
	tPLZ	1.36	1.36 + -0.000*CL	1.36 + -0.000*CL	1.36 + -0.000*CL
	tPHZ	1.29	1.29 + -0.000*CL	1.29 + -0.000*CL	1.29 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT20SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.02	0.99 + 0.021*CL	1.05 + 0.019*CL	1.09 + 0.019*CL
	tPHL	2.01	1.13 + 0.018*CL	1.22 + 0.016*CL	1.28 + 0.015*CL
	tR	2.61	0.51 + 0.042*CL	0.50 + 0.042*CL	0.47 + 0.042*CL
	tF	1.95	0.62 + 0.027*CL	0.64 + 0.026*CL	0.63 + 0.026*CL
EN to PAD	tPLH	2.26	1.22 + 0.021*CL	1.29 + 0.019*CL	1.33 + 0.019*CL
	tPHL	2.19	1.11 + 0.022*CL	1.38 + 0.016*CL	1.48 + 0.015*CL
	tR	2.61	0.52 + 0.042*CL	0.51 + 0.042*CL	0.47 + 0.042*CL
	tF	2.26	1.08 + 0.024*CL	0.88 + 0.028*CL	0.13 + 0.037*CL
	tPLZ	0.66	0.66 + -0.000*CL	0.66 + -0.000*CL	0.66 + -0.000*CL
	tPHZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL
TN to PAD	tPLH	1.98	0.95 + 0.021*CL	1.01 + 0.019*CL	1.05 + 0.019*CL
	tPHL	1.90	0.90 + 0.020*CL	1.04 + 0.017*CL	1.25 + 0.015*CL
	tR	2.61	0.52 + 0.042*CL	0.51 + 0.042*CL	0.48 + 0.042*CL
	tF	2.18	1.24 + 0.019*CL	0.25 + 0.039*CL	1.81 + 0.019*CL
	tPLZ	0.93	0.93 + 0.000*CL	0.93 + 0.000*CL	0.93 + 0.000*CL
	tPHZ	0.94	0.94 + 0.000*CL	0.94 + 0.000*CL	0.94 + 0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT20SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.40	1.27 + 0.023*CL	1.37 + 0.021*CL	1.45 + 0.020*CL
	tPHL	2.46	1.65 + 0.016*CL	1.71 + 0.015*CL	1.74 + 0.015*CL
	tR	2.82	0.72 + 0.042*CL	0.73 + 0.042*CL	0.72 + 0.042*CL
	tF	2.14	0.94 + 0.024*CL	0.89 + 0.025*CL	0.86 + 0.025*CL
EN to PAD	tPLH	2.63	1.49 + 0.023*CL	1.60 + 0.021*CL	1.68 + 0.020*CL
	tPHL	2.50	1.35 + 0.023*CL	1.61 + 0.018*CL	1.86 + 0.015*CL
	tR	2.83	0.74 + 0.042*CL	0.74 + 0.042*CL	0.72 + 0.042*CL
	tF	2.58	0.57 + 0.040*CL	0.89 + 0.034*CL	1.27 + 0.029*CL
	tPLZ	0.50	0.50 + 0.000*CL	0.50 + 0.000*CL	0.50 + 0.000*CL
	tPHZ	0.85	0.85 + -0.000*CL	0.85 + -0.000*CL	0.85 + -0.000*CL
TN to PAD	tPLH	2.35	1.21 + 0.023*CL	1.32 + 0.021*CL	1.39 + 0.020*CL
	tPHL	2.24	1.08 + 0.023*CL	1.42 + 0.016*CL	1.51 + 0.015*CL
	tR	2.83	0.74 + 0.042*CL	0.74 + 0.042*CL	0.72 + 0.042*CL
	tF	2.68	0.80 + 0.037*CL	1.59 + 0.022*CL	0.67 + 0.033*CL
	tPLZ	0.75	0.75 + 0.000*CL	0.75 + 0.000*CL	0.75 + 0.000*CL
	tPHZ	1.09	1.09 + -0.000*CL	1.09 + -0.000*CL	1.09 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT24SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.01	1.05 + 0.019*CL	1.13 + 0.018*CL	1.18 + 0.017*CL
	tPHL	2.06	1.23 + 0.017*CL	1.31 + 0.015*CL	1.39 + 0.014*CL
	tR	2.40	0.56 + 0.037*CL	0.57 + 0.037*CL	0.55 + 0.037*CL
	tF	1.88	0.71 + 0.023*CL	0.73 + 0.023*CL	0.74 + 0.023*CL
EN to PAD	tPLH	2.24	1.28 + 0.019*CL	1.36 + 0.018*CL	1.42 + 0.017*CL
	tPHL	2.22	1.13 + 0.022*CL	1.46 + 0.015*CL	1.56 + 0.014*CL
	tR	2.41	0.59 + 0.036*CL	0.58 + 0.036*CL	0.56 + 0.037*CL
	tF	2.23	1.16 + 0.021*CL	0.42 + 0.036*CL	2.54 + 0.010*CL
	tPLZ	0.66	0.66 + -0.000*CL	0.66 + -0.000*CL	0.66 + -0.000*CL
	tPHZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL
TN to PAD	tPLH	1.96	1.00 + 0.019*CL	1.08 + 0.018*CL	1.14 + 0.017*CL
	tPHL	1.93	0.91 + 0.020*CL	1.11 + 0.016*CL	1.32 + 0.014*CL
	tR	2.41	0.59 + 0.036*CL	0.59 + 0.036*CL	0.56 + 0.037*CL
	tF	2.16	1.31 + 0.017*CL	0.16 + 0.040*CL	2.92 + 0.006*CL
	tPLZ	0.93	0.93 + 0.000*CL	0.93 + 0.000*CL	0.93 + 0.000*CL
	tPHZ	0.94	0.94 + 0.000*CL	0.94 + 0.000*CL	0.94 + 0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POT24SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to PAD	tPLH	2.41	1.35 + 0.021*CL	1.46 + 0.019*CL	1.55 + 0.018*CL
	tPHL	2.56	1.81 + 0.015*CL	1.88 + 0.014*CL	1.92 + 0.013*CL
	tR	2.63	0.76 + 0.038*CL	0.80 + 0.037*CL	0.80 + 0.037*CL
	tF	2.11	1.10 + 0.020*CL	1.03 + 0.022*CL	1.00 + 0.022*CL
EN to PAD	tPLH	2.63	1.55 + 0.022*CL	1.68 + 0.019*CL	1.77 + 0.018*CL
	tPHL	2.53	1.38 + 0.023*CL	1.71 + 0.016*CL	2.00 + 0.013*CL
	tR	2.65	0.81 + 0.037*CL	0.82 + 0.036*CL	0.82 + 0.037*CL
	tF	2.55	0.57 + 0.040*CL	1.27 + 0.026*CL	2.23 + 0.014*CL
	tPLZ	0.50	0.50 + 0.000*CL	0.50 + 0.000*CL	0.50 + 0.000*CL
	tPHZ	0.85	0.85 + -0.000*CL	0.85 + -0.000*CL	0.85 + -0.000*CL
TN to PAD	tPLH	2.35	1.27 + 0.022*CL	1.40 + 0.019*CL	1.49 + 0.018*CL
	tPHL	2.26	1.16 + 0.022*CL	1.52 + 0.015*CL	1.52 + 0.015*CL
	tR	2.65	0.81 + 0.037*CL	0.82 + 0.037*CL	0.82 + 0.037*CL
	tF	2.63	0.88 + 0.035*CL	1.20 + 0.029*CL	2.30 + 0.015*CL
	tPLZ	0.75	0.75 + 0.000*CL	0.75 + 0.000*CL	0.75 + 0.000*CL
	tPHZ	1.09	1.09 + -0.000*CL	1.09 + -0.000*CL	1.09 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≤ CL ≤ 80.00, *Range3 : 80.00 < CL

Input: TN, EN
Output: PAD

Input Loading (SL): All:
- TN: 2.7482
- EN: 2.7482

I/O Slots: 1



Symbol

EN	TN	PAD
0	1	0
x	0	Hi-Z
1	x	Hi-Z

Truth Table

POD4SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	4.27	1.06 + 0.064*CL	1.06 + 0.064*CL	1.06 + 0.064*CL
	tF	6.82	0.45 + 0.127*CL	0.43 + 0.128*CL	0.42 + 0.128*CL
	tPLZ	0.44	0.44 + -0.000*CL	0.44 + -0.000*CL	0.44 + -0.000*CL
TN to PAD	tPHL	3.99	0.79 + 0.064*CL	0.79 + 0.064*CL	0.79 + 0.064*CL
	tF	6.82	0.45 + 0.127*CL	0.43 + 0.128*CL	0.42 + 0.128*CL
	tPLZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≤ CL ≤ 80.00, *Range3 : 80.00 < CL

POD8SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.93	1.29 + 0.033*CL	1.32 + 0.032*CL	1.33 + 0.032*CL
	tF	3.57	0.50 + 0.062*CL	0.45 + 0.063*CL	0.40 + 0.063*CL
	tPLZ	0.44	0.44 + -0.000*CL	0.44 + -0.000*CL	0.44 + -0.000*CL
TN to PAD	tPHL	2.66	1.01 + 0.033*CL	1.04 + 0.032*CL	1.06 + 0.032*CL
	tF	3.57	0.50 + 0.062*CL	0.45 + 0.063*CL	0.40 + 0.063*CL
	tPLZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD12SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.51	1.22 + 0.026*CL	1.28 + 0.025*CL	1.31 + 0.024*CL
	tF	2.81	0.54 + 0.045*CL	0.50 + 0.046*CL	0.46 + 0.047*CL
	tPLZ	0.43	0.43 + 0.000*CL	0.43 + 0.000*CL	0.43 + 0.000*CL
TN to PAD	tPHL	2.24	0.95 + 0.026*CL	1.01 + 0.025*CL	1.04 + 0.024*CL
	tF	2.81	0.54 + 0.045*CL	0.50 + 0.046*CL	0.46 + 0.047*CL
	tPLZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD12SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.71	1.39 + 0.026*CL	1.46 + 0.025*CL	1.50 + 0.024*CL
	tF	2.86	0.59 + 0.045*CL	0.55 + 0.046*CL	0.52 + 0.047*CL
	tPLZ	0.38	0.38 + -0.000*CL	0.38 + -0.000*CL	0.38 + -0.000*CL
TN to PAD	tPHL	2.44	1.12 + 0.026*CL	1.19 + 0.025*CL	1.23 + 0.024*CL
	tF	2.86	0.59 + 0.045*CL	0.55 + 0.046*CL	0.52 + 0.047*CL
	tPLZ	0.62	0.62 + 0.000*CL	0.62 + 0.000*CL	0.62 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD16SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.27	1.22 + 0.021*CL	1.31 + 0.019*CL	1.38 + 0.018*CL
	tF	2.27	0.63 + 0.033*CL	0.62 + 0.033*CL	0.60 + 0.033*CL
	tPLZ	0.48	0.48 + -0.000*CL	0.48 + -0.000*CL	0.48 + -0.000*CL
TN to PAD	tPHL	2.00	0.95 + 0.021*CL	1.04 + 0.019*CL	1.11 + 0.018*CL
	tF	2.27	0.63 + 0.033*CL	0.62 + 0.033*CL	0.60 + 0.033*CL
	tPLZ	0.72	0.72 + -0.000*CL	0.72 + -0.000*CL	0.72 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD16SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.62	1.53 + 0.022*CL	1.64 + 0.020*CL	1.72 + 0.019*CL
	tF	2.37	0.70 + 0.033*CL	0.71 + 0.033*CL	0.70 + 0.033*CL
	tPLZ	0.38	0.38 + -0.000*CL	0.38 + -0.000*CL	0.38 + -0.000*CL
TN to PAD	tPHL	2.35	1.26 + 0.022*CL	1.37 + 0.020*CL	1.45 + 0.019*CL
	tF	2.37	0.70 + 0.033*CL	0.71 + 0.033*CL	0.70 + 0.033*CL
	tPLZ	0.62	0.62 + -0.000*CL	0.62 + 0.000*CL	0.62 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD20SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.14	1.20 + 0.019*CL	1.32 + 0.016*CL	1.41 + 0.015*CL
	tF	2.01	0.67 + 0.027*CL	0.71 + 0.026*CL	0.72 + 0.026*CL
	tPLZ	0.53	0.53 + -0.000*CL	0.53 + -0.000*CL	0.53 + -0.000*CL
TN to PAD	tPHL	1.87	0.93 + 0.019*CL	1.05 + 0.016*CL	1.14 + 0.015*CL
	tF	2.01	0.67 + 0.027*CL	0.71 + 0.026*CL	0.72 + 0.026*CL
	tPLZ	0.77	0.78 + -0.000*CL	0.77 + -0.000*CL	0.77 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD20SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.45	1.46 + 0.020*CL	1.60 + 0.017*CL	1.70 + 0.016*CL
	tF	2.13	0.83 + 0.026*CL	0.84 + 0.026*CL	0.83 + 0.026*CL
	tPLZ	0.43	0.43 + 0.000*CL	0.43 + 0.000*CL	0.43 + -0.000*CL
TN to PAD	tPHL	2.18	1.19 + 0.020*CL	1.33 + 0.017*CL	1.43 + 0.016*CL
	tF	2.13	0.83 + 0.026*CL	0.84 + 0.026*CL	0.83 + 0.026*CL
	tPLZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD24SM Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.17	1.24 + 0.019*CL	1.39 + 0.016*CL	1.50 + 0.014*CL
	tF	1.95	0.75 + 0.024*CL	0.82 + 0.023*CL	0.84 + 0.023*CL
	tPLZ	0.53	0.53 + -0.000*CL	0.53 + -0.000*CL	0.53 + -0.000*CL
TN to PAD	tPHL	1.90	0.97 + 0.019*CL	1.12 + 0.016*CL	1.23 + 0.014*CL
	tF	1.96	0.75 + 0.024*CL	0.82 + 0.023*CL	0.84 + 0.023*CL
	tPLZ	0.77	0.77 + -0.000*CL	0.77 + -0.000*CL	0.77 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

POD24SH Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
EN to PAD	tPHL	2.48	1.51 + 0.019*CL	1.67 + 0.016*CL	1.79 + 0.015*CL
	tF	2.06	0.91 + 0.023*CL	0.92 + 0.023*CL	0.93 + 0.023*CL
	tPLZ	0.43	0.43 + 0.000*CL	0.43 + 0.000*CL	0.43 + -0.000*CL
TN to PAD	tPHL	2.21	1.24 + 0.019*CL	1.40 + 0.016*CL	1.52 + 0.015*CL
	tF	2.06	0.91 + 0.023*CL	0.92 + 0.023*CL	0.93 + 0.023*CL
	tPLZ	0.67	0.67 + -0.000*CL	0.67 + -0.000*CL	0.67 + -0.000*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

3.5 Bidirectional I/O Buffers

5.0V Bidirectional Buffer Naming Conventions:

P B xz u v w

where x, and z define the input buffer characteristics, and u, v, and w define the output buffer characteristics, as described previously.

e.g. PBSIUT16SM - Schmitt Trigger input buffer and tristate output buffer with 16mA drive and medium slew-rate control



PBxUTvw

Bidirectional Tristate Buffer with Pull-Up, Non-Inverting Input



PBxDTvw

Bidirectional Tristate Buffer with Pull-Down, Non-Inverting Input



PBxTvw

Bidirectional Tristate Buffer with Non-Inverting Input



PBxUDvw

Bidirectional Open Drain Buffer with Pull-Up, Non-Inverting Input



PBxDDvw

Bidirectional Open Drain Buffer with Pull-Down, Non-Inverting Input



PBxDvw

Bidirectional Open Drain Buffer with Non-Inverting Input

3.6 Clock Drivers

Clock Driver Naming Convention

CKz

PSCKD x y z

where x = C -- CMOS level
T -- TTL level
S -- CMOS Schmitt Trigger level
L -- TTL Schmitt Trigger level

y = (optional)
U -- pull-up resistor
D -- pull-down resistor

z = 2 -- 2mA drive
4 -- 4mA drive
8 -- 8mA drive
12 -- 12mA drive
16 -- 16mA drive

Inputs: A
Outputs: Y
Input Loading (SL): A:
- CK2/4.: 5.2080
- CK8/12: 9.1760

I/O Slots: All : 1



Symbol

A	Y
0	0
1	1

Truth Table



Schematic

CK2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 50.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to Y	tPLH	0.37	0.18 + 0.004*SL	0.18 + 0.004*SL	0.18 + 0.004*SL
	tPHL	0.34	0.18 + 0.003*SL	0.18 + 0.003*SL	0.18 + 0.003*SL
	tR	0.51	0.09 + 0.008*SL	0.09 + 0.008*SL	0.09 + 0.009*SL
	tF	0.37	0.09 + 0.006*SL	0.09 + 0.006*SL	0.09 + 0.006*SL

*Range1 : SL < 2.00, *Range2 : 2.00 ≦ SL ≦ 3.00, *Range3 : 3.00 < SL

CK4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to Y	tPLH	5.61	0.26 + 0.106*CL	0.25 + 0.107*CL	0.25 + 0.107*CL
	tPHL	4.60	0.25 + 0.088*CL	0.25 + 0.087*CL	0.25 + 0.087*CL
	tR	12.38	0.10 + 0.234*CL	0.07 + 0.244*CL	0.06 + 0.246*CL
	tF	8.39	0.11 + 0.154*CL	0.08 + 0.163*CL	0.06 + 0.167*CL

*Range1 : CL < 3.00, *Range2 : 3.00 ≦ CL ≦ 7.00, *Range3 : 7.00 < CL

CK8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to Y	tPLH	2.91	0.24 + 0.053*CL	0.24 + 0.053*CL	0.23 + 0.053*CL
	tPHL	2.46	0.29 + 0.044*CL	0.29 + 0.043*CL	0.29 + 0.043*CL
	tR	6.21	0.10 + 0.118*CL	0.07 + 0.122*CL	0.06 + 0.123*CL
	tF	4.21	0.11 + 0.077*CL	0.08 + 0.082*CL	0.06 + 0.083*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

CK12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
A to Y	tPLH	2.08	0.31 + 0.035*CL	0.30 + 0.036*CL	0.30 + 0.036*CL
	tPHL	1.80	0.35 + 0.029*CL	0.36 + 0.029*CL	0.36 + 0.029*CL
	tR	4.15	0.11 + 0.081*CL	0.08 + 0.082*CL	0.08 + 0.082*CL
	tF	2.82	0.13 + 0.054*CL	0.09 + 0.055*CL	0.09 + 0.055*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
- PI: 2.7556

I/O Slots: 1



PSCKDCD2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.08	0.36 + 0.215*CL	0.36 + 0.214*CL	0.36 + 0.214*CL
	tPHL	9.21	0.34 + 0.178*CL	0.35 + 0.177*CL	0.35 + 0.177*CL
	tR	24.27	0.15 + 0.479*CL	0.12 + 0.483*CL	0.12 + 0.483*CL
	tF	16.37	0.15 + 0.320*CL	0.12 + 0.325*CL	0.12 + 0.325*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDC4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.77	0.43 + 0.106*CL	0.42 + 0.107*CL	0.42 + 0.107*CL
	tPHL	4.80	0.43 + 0.089*CL	0.44 + 0.087*CL	0.44 + 0.087*CL
	tR	12.37	0.16 + 0.237*CL	0.10 + 0.245*CL	0.10 + 0.245*CL
	tF	8.32	0.18 + 0.155*CL	0.12 + 0.164*CL	0.12 + 0.164*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDC8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.08	0.42 + 0.053*CL	0.42 + 0.053*CL	0.41 + 0.053*CL
	tPHL	2.73	0.53 + 0.045*CL	0.55 + 0.044*CL	0.55 + 0.044*CL
	tR	6.20	0.17 + 0.114*CL	0.13 + 0.121*CL	0.11 + 0.122*CL
	tF	4.18	0.20 + 0.073*CL	0.15 + 0.079*CL	0.13 + 0.081*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDC12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.27	0.50 + 0.036*CL	0.50 + 0.035*CL	0.50 + 0.035*CL
	tPHL	2.08	0.61 + 0.031*CL	0.62 + 0.030*CL	0.63 + 0.029*CL
	tR	4.17	0.19 + 0.074*CL	0.16 + 0.078*CL	0.13 + 0.081*CL
	tF	2.83	0.22 + 0.047*CL	0.20 + 0.051*CL	0.16 + 0.053*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
- PI: 2.7556

I/O Slots: 1



Symbol

PSCKDCD2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.08	0.36 + 0.215*CL	0.36 + 0.214*CL	0.36 + 0.214*CL
	tPHL	9.21	0.34 + 0.178*CL	0.35 + 0.177*CL	0.35 + 0.177*CL
	tR	24.27	0.15 + 0.479*CL	0.12 + 0.483*CL	0.12 + 0.483*CL
	tF	16.37	0.15 + 0.320*CL	0.12 + 0.325*CL	0.12 + 0.325*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDCD4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.79	0.45 + 0.107*CL	0.45 + 0.107*CL	0.45 + 0.107*CL
	tPHL	4.81	0.43 + 0.089*CL	0.44 + 0.087*CL	0.44 + 0.087*CL
	tR	12.38	0.16 + 0.237*CL	0.10 + 0.246*CL	0.10 + 0.246*CL
	tF	8.32	0.18 + 0.155*CL	0.12 + 0.164*CL	0.12 + 0.164*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDCD8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.11	0.44 + 0.053*CL	0.44 + 0.053*CL	0.44 + 0.053*CL
	tPHL	2.73	0.54 + 0.045*CL	0.55 + 0.044*CL	0.55 + 0.044*CL
	tR	6.20	0.16 + 0.115*CL	0.13 + 0.121*CL	0.11 + 0.122*CL
	tF	4.18	0.20 + 0.073*CL	0.15 + 0.079*CL	0.13 + 0.081*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDCD12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.29	0.52 + 0.036*CL	0.53 + 0.035*CL	0.52 + 0.035*CL
	tPHL	2.08	0.62 + 0.031*CL	0.63 + 0.030*CL	0.64 + 0.029*CL
	tR	4.17	0.19 + 0.074*CL	0.16 + 0.078*CL	0.13 + 0.081*CL
	tF	2.83	0.23 + 0.046*CL	0.20 + 0.051*CL	0.16 + 0.053*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
- PI: 2.7556

I/O Slots: 1



Symbol

PSCKDCU2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.07	0.33 + 0.215*CL	0.33 + 0.215*CL	0.33 + 0.215*CL
	tPHL	9.23	0.36 + 0.178*CL	0.36 + 0.177*CL	0.36 + 0.177*CL
	tR	24.33	0.15 + 0.480*CL	0.12 + 0.484*CL	0.12 + 0.484*CL
	tF	16.27	0.15 + 0.319*CL	0.13 + 0.323*CL	0.13 + 0.323*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDCU4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.76	0.42 + 0.107*CL	0.42 + 0.107*CL	0.42 + 0.107*CL
	tPHL	4.82	0.45 + 0.089*CL	0.46 + 0.087*CL	0.46 + 0.087*CL
	tR	12.36	0.16 + 0.237*CL	0.10 + 0.245*CL	0.10 + 0.245*CL
	tF	8.33	0.18 + 0.155*CL	0.12 + 0.164*CL	0.12 + 0.164*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDCU8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.08	0.41 + 0.053*CL	0.41 + 0.053*CL	0.41 + 0.053*CL
	tPHL	2.75	0.55 + 0.045*CL	0.56 + 0.044*CL	0.57 + 0.044*CL
	tR	6.20	0.17 + 0.114*CL	0.13 + 0.120*CL	0.11 + 0.122*CL
	tF	4.18	0.19 + 0.073*CL	0.15 + 0.080*CL	0.13 + 0.081*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDCU12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.26	0.50 + 0.036*CL	0.50 + 0.035*CL	0.50 + 0.035*CL
	tPHL	2.10	0.63 + 0.031*CL	0.64 + 0.030*CL	0.65 + 0.029*CL
	tR	4.17	0.19 + 0.074*CL	0.16 + 0.078*CL	0.13 + 0.081*CL
	tF	2.83	0.22 + 0.047*CL	0.19 + 0.051*CL	0.16 + 0.053*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
- PI: 2.7556

I/O Slots: 1



Symbol

PSCKDS2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	61.53	0.40 + 1.239*CL	0.54 + 1.220*CL	0.54 + 1.220*CL
	tPHL	48.26	-0.11 + 0.990*CL	0.08 + 0.964*CL	0.08 + 0.964*CL
	tR	128.67	0.55 + 2.558*CL	0.52 + 2.563*CL	0.52 + 2.563*CL
	tF	68.65	0.57 + 1.372*CL	0.66 + 1.360*CL	0.66 + 1.360*CL
PI to PO	tPLH	59.85	0.55 + 1.194*CL	0.61 + 1.185*CL	0.61 + 1.185*CL
	tPHL	43.97	-0.18 + 0.900*CL	-0.04 + 0.880*CL	-0.04 + 0.880*CL
	tR	127.89	0.64 + 2.539*CL	0.60 + 2.546*CL	0.60 + 2.546*CL
	tF	66.26	0.57 + 1.317*CL	0.59 + 1.313*CL	0.59 + 1.313*CL
PAD to Y	tPLH	7.00	0.92 + 0.111*CL	0.84 + 0.123*CL	0.84 + 0.123*CL
	tPHL	7.24	1.16 + 0.113*CL	1.09 + 0.123*CL	1.09 + 0.123*CL
	tR	12.93	0.00 + 0.230*CL	-0.23 + 0.263*CL	-0.23 + 0.263*CL
	tF	8.00	0.15 + 0.143*CL	0.03 + 0.159*CL	0.03 + 0.159*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDS4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.52	1.15 + 0.107*CL	1.15 + 0.107*CL	1.15 + 0.107*CL
	tPHL	6.10	1.56 + 0.097*CL	1.62 + 0.090*CL	1.62 + 0.090*CL
	tR	12.36	0.13 + 0.241*CL	0.10 + 0.245*CL	0.10 + 0.245*CL
	tF	8.14	0.37 + 0.150*CL	0.32 + 0.156*CL	0.32 + 0.156*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDS8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.88	1.20 + 0.054*CL	1.20 + 0.054*CL	1.20 + 0.054*CL
	tPHL	3.93	1.60 + 0.052*CL	1.64 + 0.047*CL	1.66 + 0.045*CL
	tR	6.22	0.13 + 0.119*CL	0.12 + 0.122*CL	0.11 + 0.122*CL
	tF	4.20	0.37 + 0.073*CL	0.35 + 0.076*CL	0.33 + 0.077*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDS12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.12	1.33 + 0.037*CL	1.33 + 0.036*CL	1.34 + 0.036*CL
	tPHL	3.51	1.86 + 0.039*CL	1.89 + 0.035*CL	1.93 + 0.032*CL
	tR	4.18	0.17 + 0.078*CL	0.16 + 0.079*CL	0.14 + 0.081*CL
	tF	3.00	0.52 + 0.047*CL	0.50 + 0.048*CL	0.48 + 0.050*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDSD2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.73	1.02 + 0.214*CL	1.02 + 0.214*CL	1.02 + 0.214*CL
	tPHL	10.33	1.30 + 0.183*CL	1.32 + 0.180*CL	1.32 + 0.180*CL
	tR	24.63	0.11 + 0.489*CL	0.09 + 0.491*CL	0.09 + 0.491*CL
	tF	15.86	0.23 + 0.311*CL	0.21 + 0.313*CL	0.21 + 0.313*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDSD4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.53	1.16 + 0.107*CL	1.16 + 0.107*CL	1.16 + 0.107*CL
	tPHL	6.11	1.58 + 0.097*CL	1.64 + 0.090*CL	1.64 + 0.090*CL
	tR	12.36	0.13 + 0.241*CL	0.10 + 0.245*CL	0.10 + 0.245*CL
	tF	8.14	0.37 + 0.150*CL	0.32 + 0.156*CL	0.32 + 0.156*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDSD8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.90	1.21 + 0.054*CL	1.22 + 0.054*CL	1.21 + 0.054*CL
	tPHL	3.95	1.62 + 0.052*CL	1.65 + 0.047*CL	1.68 + 0.045*CL
	tR	6.22	0.14 + 0.119*CL	0.12 + 0.122*CL	0.11 + 0.122*CL
	tF	4.20	0.37 + 0.072*CL	0.35 + 0.076*CL	0.33 + 0.077*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDSD12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.14	1.34 + 0.037*CL	1.35 + 0.036*CL	1.35 + 0.036*CL
	tPHL	3.53	1.88 + 0.039*CL	1.91 + 0.035*CL	1.95 + 0.032*CL
	tR	4.18	0.17 + 0.078*CL	0.16 + 0.079*CL	0.14 + 0.081*CL
	tF	3.00	0.52 + 0.047*CL	0.50 + 0.048*CL	0.48 + 0.050*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDSU2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.72	1.01 + 0.214*CL	1.00 + 0.214*CL	1.00 + 0.214*CL
	tPHL	10.32	1.29 + 0.183*CL	1.31 + 0.180*CL	1.31 + 0.180*CL
	tR	24.64	0.11 + 0.489*CL	0.09 + 0.491*CL	0.09 + 0.491*CL
	tF	15.79	0.23 + 0.310*CL	0.22 + 0.311*CL	0.22 + 0.311*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDSU4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.52	1.15 + 0.107*CL	1.15 + 0.107*CL	1.15 + 0.107*CL
	tPHL	6.11	1.58 + 0.097*CL	1.63 + 0.090*CL	1.63 + 0.090*CL
	tR	12.36	0.13 + 0.241*CL	0.11 + 0.245*CL	0.11 + 0.245*CL
	tF	8.14	0.37 + 0.150*CL	0.33 + 0.156*CL	0.33 + 0.156*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDSU8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.89	1.20 + 0.054*CL	1.20 + 0.054*CL	1.20 + 0.054*CL
	tPHL	3.95	1.62 + 0.052*CL	1.65 + 0.047*CL	1.67 + 0.045*CL
	tR	6.22	0.13 + 0.119*CL	0.12 + 0.122*CL	0.11 + 0.122*CL
	tF	4.20	0.38 + 0.072*CL	0.35 + 0.076*CL	0.33 + 0.077*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDSU12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	44.30	0.39 + 0.893*CL	0.52 + 0.876*CL	0.52 + 0.876*CL
	tPHL	37.90	-0.12 + 0.777*CL	0.02 + 0.758*CL	0.02 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	42.12	0.54 + 0.840*CL	0.61 + 0.830*CL	0.61 + 0.830*CL
	tPHL	33.68	-0.18 + 0.690*CL	-0.08 + 0.675*CL	-0.08 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.13	1.33 + 0.037*CL	1.34 + 0.036*CL	1.34 + 0.036*CL
	tPHL	3.53	1.88 + 0.039*CL	1.91 + 0.035*CL	1.95 + 0.032*CL
	tR	4.18	0.17 + 0.078*CL	0.16 + 0.079*CL	0.14 + 0.081*CL
	tF	3.00	0.52 + 0.047*CL	0.51 + 0.048*CL	0.48 + 0.050*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDT2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.04	0.31 + 0.214*CL	0.31 + 0.215*CL	0.31 + 0.215*CL
	tPHL	9.60	0.60 + 0.182*CL	0.62 + 0.180*CL	0.62 + 0.180*CL
	tR	24.24	0.13 + 0.480*CL	0.12 + 0.482*CL	0.12 + 0.482*CL
	tF	15.94	0.22 + 0.312*CL	0.21 + 0.315*CL	0.21 + 0.315*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDT4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.75	0.41 + 0.106*CL	0.40 + 0.107*CL	0.40 + 0.107*CL
	tPHL	5.35	0.81 + 0.098*CL	0.87 + 0.090*CL	0.87 + 0.090*CL
	tR	12.35	0.14 + 0.238*CL	0.09 + 0.245*CL	0.09 + 0.245*CL
	tF	8.16	0.35 + 0.152*CL	0.31 + 0.157*CL	0.31 + 0.157*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDT8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.12	0.46 + 0.053*CL	0.46 + 0.053*CL	0.46 + 0.053*CL
	tPHL	3.18	0.85 + 0.053*CL	0.89 + 0.047*CL	0.91 + 0.045*CL
	tR	6.20	0.15 + 0.116*CL	0.12 + 0.120*CL	0.09 + 0.122*CL
	tF	4.20	0.35 + 0.075*CL	0.33 + 0.077*CL	0.32 + 0.078*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDT12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.31	0.54 + 0.035*CL	0.54 + 0.035*CL	0.54 + 0.035*CL
	tPHL	2.71	1.05 + 0.039*CL	1.08 + 0.035*CL	1.12 + 0.032*CL
	tR	4.16	0.17 + 0.075*CL	0.15 + 0.078*CL	0.11 + 0.081*CL
	tF	2.99	0.49 + 0.048*CL	0.48 + 0.049*CL	0.46 + 0.051*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDTD2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.03	0.34 + 0.213*CL	0.34 + 0.214*CL	0.34 + 0.214*CL
	tPHL	9.62	0.61 + 0.182*CL	0.63 + 0.180*CL	0.63 + 0.180*CL
	tR	24.12	0.13 + 0.478*CL	0.12 + 0.480*CL	0.12 + 0.480*CL
	tF	15.94	0.22 + 0.313*CL	0.21 + 0.315*CL	0.21 + 0.315*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDTD4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.78	0.44 + 0.106*CL	0.43 + 0.107*CL	0.43 + 0.107*CL
	tPHL	5.37	0.83 + 0.098*CL	0.89 + 0.090*CL	0.89 + 0.090*CL
	tR	12.35	0.14 + 0.238*CL	0.09 + 0.245*CL	0.09 + 0.245*CL
	tF	8.15	0.35 + 0.152*CL	0.32 + 0.157*CL	0.32 + 0.157*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDTD8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.15	0.49 + 0.053*CL	0.49 + 0.053*CL	0.49 + 0.053*CL
	tPHL	3.20	0.87 + 0.053*CL	0.90 + 0.047*CL	0.93 + 0.045*CL
	tR	6.20	0.14 + 0.116*CL	0.12 + 0.120*CL	0.09 + 0.122*CL
	tF	4.20	0.35 + 0.074*CL	0.33 + 0.077*CL	0.32 + 0.078*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDTD12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.34	0.58 + 0.035*CL	0.57 + 0.035*CL	0.57 + 0.035*CL
	tPHL	2.73	1.07 + 0.039*CL	1.10 + 0.035*CL	1.14 + 0.032*CL
	tR	4.16	0.17 + 0.074*CL	0.14 + 0.078*CL	0.11 + 0.081*CL
	tF	3.00	0.49 + 0.048*CL	0.48 + 0.049*CL	0.46 + 0.051*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDTU2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.01	0.30 + 0.214*CL	0.30 + 0.214*CL	0.30 + 0.214*CL
	tPHL	9.61	0.61 + 0.182*CL	0.63 + 0.180*CL	0.63 + 0.180*CL
	tR	24.20	0.13 + 0.480*CL	0.12 + 0.482*CL	0.12 + 0.482*CL
	tF	15.94	0.22 + 0.313*CL	0.21 + 0.315*CL	0.21 + 0.315*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDTU4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	5.74	0.40 + 0.106*CL	0.39 + 0.107*CL	0.39 + 0.107*CL
	tPHL	5.36	0.83 + 0.098*CL	0.89 + 0.090*CL	0.89 + 0.090*CL
	tR	12.35	0.14 + 0.238*CL	0.09 + 0.245*CL	0.09 + 0.245*CL
	tF	8.16	0.35 + 0.152*CL	0.31 + 0.157*CL	0.31 + 0.157*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDTU8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.11	0.45 + 0.053*CL	0.45 + 0.053*CL	0.45 + 0.053*CL
	tPHL	3.19	0.86 + 0.053*CL	0.90 + 0.047*CL	0.92 + 0.045*CL
	tR	6.20	0.14 + 0.117*CL	0.12 + 0.120*CL	0.09 + 0.122*CL
	tF	4.20	0.35 + 0.074*CL	0.33 + 0.077*CL	0.32 + 0.078*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDTU12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.30	0.54 + 0.035*CL	0.53 + 0.035*CL	0.53 + 0.035*CL
	tPHL	2.72	1.07 + 0.039*CL	1.10 + 0.035*CL	1.14 + 0.032*CL
	tR	4.16	0.17 + 0.074*CL	0.15 + 0.078*CL	0.11 + 0.081*CL
	tF	3.00	0.49 + 0.048*CL	0.48 + 0.049*CL	0.46 + 0.051*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDL2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.53	0.98 + 0.211*CL	0.98 + 0.211*CL	0.98 + 0.211*CL
	tPHL	12.29	2.14 + 0.208*CL	2.19 + 0.202*CL	2.19 + 0.202*CL
	tR	24.17	0.17 + 0.476*CL	0.14 + 0.481*CL	0.14 + 0.481*CL
	tF	14.85	0.59 + 0.284*CL	0.58 + 0.285*CL	0.58 + 0.285*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDL4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.44	1.13 + 0.107*CL	1.13 + 0.106*CL	1.13 + 0.106*CL
	tPHL	7.81	2.80 + 0.113*CL	2.91 + 0.098*CL	2.91 + 0.098*CL
	tR	12.31	0.19 + 0.235*CL	0.13 + 0.244*CL	0.13 + 0.244*CL
	tF	8.07	0.86 + 0.141*CL	0.84 + 0.145*CL	0.84 + 0.145*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDL8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.68	1.02 + 0.054*CL	1.03 + 0.053*CL	1.03 + 0.053*CL
	tPHL	4.89	2.38 + 0.058*CL	2.43 + 0.051*CL	2.46 + 0.049*CL
	tR	6.18	0.18 + 0.115*CL	0.15 + 0.120*CL	0.13 + 0.121*CL
	tF	4.33	0.76 + 0.068*CL	0.75 + 0.070*CL	0.72 + 0.072*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDL12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.94	1.16 + 0.037*CL	1.17 + 0.036*CL	1.17 + 0.035*CL
	tPHL	4.87	3.06 + 0.045*CL	3.11 + 0.039*CL	3.17 + 0.035*CL
	tR	4.17	0.22 + 0.075*CL	0.20 + 0.078*CL	0.17 + 0.080*CL
	tF	3.36	1.05 + 0.048*CL	1.07 + 0.045*CL	1.06 + 0.046*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDLD2 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.57	1.01 + 0.212*CL	1.01 + 0.211*CL	1.01 + 0.211*CL
	tPHL	12.34	2.17 + 0.209*CL	2.21 + 0.202*CL	2.21 + 0.202*CL
	tR	24.07	0.17 + 0.475*CL	0.14 + 0.479*CL	0.14 + 0.479*CL
	tF	14.87	0.59 + 0.284*CL	0.58 + 0.286*CL	0.58 + 0.286*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDLD4 Switching Characteristics
[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.47	1.15 + 0.107*CL	1.16 + 0.106*CL	1.16 + 0.106*CL
	tPHL	7.84	2.83 + 0.113*CL	2.94 + 0.098*CL	2.94 + 0.098*CL
	tR	12.30	0.19 + 0.235*CL	0.14 + 0.243*CL	0.14 + 0.243*CL
	tF	8.07	0.86 + 0.141*CL	0.84 + 0.145*CL	0.84 + 0.145*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDLD8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.71	1.05 + 0.054*CL	1.06 + 0.053*CL	1.05 + 0.053*CL
	tPHL	4.92	2.41 + 0.058*CL	2.46 + 0.051*CL	2.49 + 0.049*CL
	tR	6.19	0.18 + 0.114*CL	0.15 + 0.120*CL	0.13 + 0.121*CL
	tF	4.33	0.76 + 0.068*CL	0.75 + 0.070*CL	0.72 + 0.072*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDLD12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.96	1.19 + 0.037*CL	1.20 + 0.036*CL	1.20 + 0.035*CL
	tPHL	4.90	3.09 + 0.045*CL	3.14 + 0.039*CL	3.20 + 0.035*CL
	tR	4.18	0.22 + 0.075*CL	0.20 + 0.078*CL	0.16 + 0.080*CL
	tF	3.36	1.05 + 0.048*CL	1.07 + 0.045*CL	1.06 + 0.046*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

Inputs: PAD, PI
Outputs: Y, PO

Input Loading (SL): All:
PI: 2.7556

I/O Slots: 1



Symbol

PSCKDLU2 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	11.54	0.97 + 0.212*CL	0.98 + 0.211*CL	0.98 + 0.211*CL
	tPHL	12.34	2.18 + 0.209*CL	2.22 + 0.202*CL	2.22 + 0.202*CL
	tR	24.20	0.17 + 0.477*CL	0.13 + 0.481*CL	0.13 + 0.481*CL
	tF	14.88	0.59 + 0.284*CL	0.58 + 0.286*CL	0.58 + 0.286*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDLU4 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	6.44	1.12 + 0.107*CL	1.13 + 0.106*CL	1.13 + 0.106*CL
	tPHL	7.86	2.85 + 0.113*CL	2.96 + 0.098*CL	2.96 + 0.098*CL
	tR	12.30	0.19 + 0.235*CL	0.14 + 0.243*CL	0.14 + 0.243*CL
	tF	8.06	0.87 + 0.141*CL	0.84 + 0.144*CL	0.84 + 0.144*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≤ CL ≤ 14.00, *Range3 : 14.00 < CL

PSCKDLU8 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	3.67	1.02 + 0.054*CL	1.02 + 0.053*CL	1.02 + 0.053*CL
	tPHL	4.93	2.42 + 0.058*CL	2.47 + 0.051*CL	2.50 + 0.049*CL
	tR	6.19	0.19 + 0.114*CL	0.15 + 0.120*CL	0.13 + 0.121*CL
	tF	4.33	0.77 + 0.068*CL	0.75 + 0.070*CL	0.72 + 0.072*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

PSCKDLU12 Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
Y to PO	tPLH	43.75	-0.16 + 0.893*CL	-0.03 + 0.876*CL	-0.03 + 0.876*CL
	tPHL	38.45	0.43 + 0.777*CL	0.57 + 0.758*CL	0.57 + 0.758*CL
	tR	86.90	0.56 + 1.725*CL	0.55 + 1.727*CL	0.55 + 1.727*CL
	tF	47.21	0.57 + 0.944*CL	0.66 + 0.931*CL	0.66 + 0.931*CL
PI to PO	tPLH	41.57	-0.01 + 0.840*CL	0.06 + 0.830*CL	0.06 + 0.830*CL
	tPHL	34.22	0.37 + 0.690*CL	0.47 + 0.675*CL	0.47 + 0.675*CL
	tR	86.09	0.64 + 1.707*CL	0.63 + 1.709*CL	0.63 + 1.709*CL
	tF	45.46	0.57 + 0.901*CL	0.60 + 0.897*CL	0.60 + 0.897*CL
PAD to Y	tPLH	2.93	1.16 + 0.037*CL	1.17 + 0.036*CL	1.17 + 0.035*CL
	tPHL	4.93	3.11 + 0.045*CL	3.16 + 0.039*CL	3.22 + 0.035*CL
	tR	4.17	0.22 + 0.075*CL	0.20 + 0.078*CL	0.17 + 0.080*CL
	tF	3.37	1.06 + 0.048*CL	1.08 + 0.045*CL	1.07 + 0.046*CL

*Range1 : CL < 7.00, *Range2 : 7.00 ≦ CL ≦ 14.00, *Range3 : 14.00 < CL

3.7 Oscillators

Oscillator Naming Conventions:

No naming conventions have been adopted for the two oscillators.

10MHz w/T

Inputs: PADA, E
Outputs: PADY, Y

Input Loading (SL):
- E: 7.9587

I/O Slots: 2



Symbol

PADA	E	PADY	Y
x	0	0	0
0	1	1	1
1	1	0	0

Truth Table

PSOSCA Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
PADA to PADY	tPLH	7.54	0.82 + 0.134*CL	0.82 + 0.134*CL	0.82 + 0.134*CL
	tPHL	10.61	0.64 + 0.199*CL	0.64 + 0.199*CL	0.64 + 0.199*CL
	tR	16.04	0.46 + 0.312*CL	0.46 + 0.312*CL	0.46 + 0.312*CL
	tF	20.18	0.54 + 0.393*CL	0.54 + 0.393*CL	0.54 + 0.393*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

PSOSCA Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
E to PADY	tPLH	7.21	0.49 + 0.134*CL	0.49 + 0.134*CL	0.49 + 0.134*CL
	tPHL	10.68	0.72 + 0.199*CL	0.72 + 0.199*CL	0.72 + 0.199*CL
	tR	16.04	0.46 + 0.312*CL	0.46 + 0.312*CL	0.46 + 0.312*CL
	tF	20.18	0.54 + 0.393*CL	0.54 + 0.393*CL	0.54 + 0.393*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

PSOSCA Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
PADY to Y	tPLH	0.06	0.04 + 0.008*SL	0.04 + 0.008*SL	0.04 + 0.008*SL
	tPHL	0.34	0.32 + 0.010*SL	0.33 + 0.007*SL	0.34 + 0.006*SL
	tR	0.13	0.09 + 0.017*SL	0.09 + 0.017*SL	0.08 + 0.017*SL
	tF	0.12	0.09 + 0.014*SL	0.10 + 0.011*SL	0.09 + 0.011*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL

Inputs: PADA, E
Outputs: PADY, Y

Input Loading (SL):
- E: 3.5850

I/O Slots: 1



Symbol

PADA	E	PADY	Y
x	0	0	0
0	1	1	1
1	1	0	0

Truth Table

PSOSCB Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 2.00ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
PADA to PADY	tPLH	1.74	0.90 + 0.017*CL	0.90 + 0.017*CL	0.90 + 0.017*CL
	tPHL	1.75	0.76 + 0.020*CL	0.76 + 0.020*CL	0.76 + 0.020*CL
	tR	2.04	0.11 + 0.039*CL	0.10 + 0.039*CL	0.10 + 0.039*CL
	tF	2.05	0.12 + 0.039*CL	0.10 + 0.039*CL	0.09 + 0.039*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

PSOSCB Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (CL: Capacitive Load [pF])

Path	Parameter	Delay [ns] CL=50.00 pF	Delay Equations [ns]		
			Range1*	Range2*	Range3*
E to PADY	tPLH	1.40	0.56 + 0.017*CL	0.56 + 0.017*CL	0.56 + 0.017*CL
	tPHL	1.89	0.90 + 0.020*CL	0.90 + 0.020*CL	0.90 + 0.020*CL
	tR	2.04	0.11 + 0.039*CL	0.10 + 0.039*CL	0.10 + 0.039*CL
	tF	2.05	0.12 + 0.039*CL	0.10 + 0.039*CL	0.09 + 0.039*CL

*Range1 : CL < 50.00, *Range2 : 50.00 ≦ CL ≦ 80.00, *Range3 : 80.00 < CL

PSOSCB Switching Characteristics

[Delays for typical process, 25.00°C, 5.00V, when t_R and t_F = 0.80ns] (SL: Standard Load)

Path	Parameter	Delay [ns] SL = 2.00	Delay Equations [ns]		
			Range1*	Range2*	Range3*
PADY to Y	tPLH	0.26	0.25 + 0.002*SL	0.25 + 0.001*SL	0.26 + 0.001*SL
	tPHL	0.24	0.24 + 0.002*SL	0.24 + 0.001*SL	0.24 + 0.001*SL
	tR	0.13	0.13 + 0.003*SL	0.13 + 0.002*SL	0.13 + 0.002*SL
	tF	0.13	0.12 + 0.002*SL	0.12 + 0.002*SL	0.13 + 0.001*SL

*Range1 : SL < 3.00, *Range2 : 3.00 ≦ SL ≦ 20.00, *Range3 : 20.00 < SL